

Integrated Circuit 2B: Examination

2018/2/4(Mon) 08:45~10:15@105

※ メモなし講義資料(手書きの書き込みも可)・自筆ノート・書籍のみ持込可。

※ 解答は導出過程を含めてすべて答案用紙(日本語でも英語でもよい)に記入すること。

1. Figure 1 illustrates the circuit diagram of SRAM cell array of 2x2 bits, where each cells has the initial state as illustrated. Answer the waveform of DL0, DLb0, DL1, and DLb1 in case of the control signals in Fig.2 are given. Note that equalization circuit, activated by EQ, is adequately configured. The timing of signal transition must be clearly indicated by vertical dotted line.(40)




Fig.1





Fig.2

2. Let's consider the RISC microprocessor that executes all the instructions with three stages of F (fetch), D (decode), and E (execute). Answer the pipeline operation as an example when executing the program in Fig.3, with address of execution. Note that "mov" indicates the move operation, and "jmp" indicates the jump operation to the specified address. (30)

addr	instruction
0	mov a, b
1	jmp 3
2	jmp 0
3	mov b, c
4	jmp 2

example of pipeline opetaion



Number in each stage indicates the address of instruction executed.

Fig.3

3. Left of Fi. 4 shows the circuit diagram of cascade amplifier. Answer its small signal equivalent circuit (小信号等価回路). Assume that the adequate bias voltage is applied, and use the small signal equivalent circuit of MOS transistor in Fig.4. Note that all the variables must be defined. (20)




Fig.4

4. Describe your reflection (振り返り) and impressions on what you have learnt in this class, in terms of how they effect your daily and long term life, and the context you have learnt in other classes. (10)