

Dissertation

学位請求論文

**A Study on High Speed and  
Low Power Image Sensors  
with Variable Resolution Scan  
using Tree Structure of Images**

（ 画像信号のツリー構造を用いた  
可変解像度走査機能を持つ  
高速低消費電力画像センサに関する研究 ）

Supervisor: Professor Kunihiro Asada

指導教官: 浅田邦博教授

Junichi Akita

秋田 純一

Department of Electronic Engineering,

University of Tokyo

東京大学工学部電子工学科

December 19th, 1997

1997年12月19日

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	A Brief History of Image Sensors' Development . . . . .	1
1.2	Previous Works on "Computational Sensors" . . . . .	2
1.2.1	Early vision problem . . . . .	2
1.2.2	Range finding . . . . .	4
1.2.3	Movie compression . . . . .	7
1.2.4	Circuit technologies . . . . .	7
1.2.5	Fabrication technologies . . . . .	8
1.3	Outline of This Thesis . . . . .	9
<b>2</b>	<b>Power Reduction Methodologies for Image Sensors and CMOS Circuits</b>	<b>11</b>
2.1	Power Consumption Modeling of Image Sensors . . . . .	11
2.2	Models of Power Consumption in CMOS Combinational Logics and Its Reduction . . . . .	15
2.2.1	Probabilistic power model of CMOS combinational logics . . . . .	15
2.2.2	Power reduction methodologies for CMOS combinational logics . . . . .	20
2.3	Models of Power Consumption in CMOS Sequential Circuits and Its Reduction . . . . .	22
2.3.1	Probabilistic power model of CMOS sequential circuits . . . . .	22
2.3.2	Power reduction methodologies for CMOS sequential circuits . . . . .	24
2.4	Summary and Conclusion . . . . .	25

<b>3</b>	<b>Tree Structure of Image Signals for Image Sensors</b>	<b>26</b>
3.1	Selective Scanning of Image Signals and Tree Structure . . . . .	26
3.1.1	Image scanning for selected areas . . . . .	26
3.1.2	Tree structure of image signals for selective scan . . . . .	27
3.2	Model and Analysis of the Scan Procedure of Tree-Structured Image Signals . . . . .	30
3.2.1	Model of tree structure of image signals . . . . .	30
3.2.2	Mean code length of tree-scan . . . . .	31
3.3	Experiments of Tree-Scanning for Images . . . . .	35
3.3.1	Tree scanning results for binary still images . . . . .	36
3.3.2	Tree scanning results for moving pictures . . . . .	37
3.4	Decoding procedure of tree-scanned image signals . . . . .	39
3.5	Summary and Conclusion . . . . .	42
<b>4</b>	<b>Applications of 1:4 Tree Sensor in Image Processing</b>	<b>44</b>
4.1	Previous Approaches for the Functions of Eyesight . . . . .	44
4.2	Adaptivity for Spatial Resolution . . . . .	46
4.2.1	Spatial adaptivity of eyesight . . . . .	46
4.2.2	Implementing spatial adaptivity using tree sensor . . . . .	49
4.2.3	A concept of using spatial adaptivity for still image scan . . . .	50
4.3	Adaptivity for Intensional Resolution . . . . .	53
4.3.1	Intensional adaptivity of eyesight . . . . .	53
4.3.2	A concept of gray-scale scan using 1:4 tree with intentional adaptivity . . . . .	54
4.4	Applications for Movie Compression . . . . .	57
4.4.1	Inter-frame difference of movies and movie compression . . . .	57
4.4.2	Implementing scan of inter-frame difference using 1:4 tree . . . .	57
4.4.3	Motion compensation and movie compression . . . . .	60
4.4.4	Implementing motion compensation using tree sensor . . . . .	61
4.5	Application for Visual Tracking . . . . .	64
4.5.1	Image masking using 1:4 tree structure . . . . .	64

4.5.2	Visual tracking algorithm using 1:4 tree structure . . . . .	67
4.6	Summary and Conclusion . . . . .	69
<b>5</b>	<b>Implementation of Image Sensors with 1:4 Tree Structure</b>	<b>71</b>
5.1	Image Sensor with Tree Structure of Node Automata . . . . .	71
5.1.1	Circuit of node automaton . . . . .	71
5.1.2	Layout of node automata . . . . .	74
5.2	Alternative Implementation of Tree-Structured Image Sensor . . . . .	75
5.2.1	Alternative architecture of tree sensor . . . . .	75
5.2.2	Circuit of controller . . . . .	81
5.2.3	Circuit of address decoder . . . . .	82
5.3	Circuits of Memory Cell Array for Decoding 1:4 Tree Code . . . . .	85
5.4	Functions and Circuits of Pixels for On-Sensor Image Processing . . . . .	86
5.4.1	Pixel circuit for the inter-frame difference . . . . .	86
5.4.2	Pixel circuit for the gray-scale converting . . . . .	88
5.5	Light-Powered Image Sensor for Ultra-Low Power Operation . . . . .	89
5.6	Summary and Conclusion . . . . .	90
<b>6</b>	<b>Design and Evaluation of 1:4 Tree Sensors</b>	<b>93</b>
6.1	Design and Evaluation of Photo Diodes . . . . .	93
6.2	Prototype System for 1:4 Tree Sensor using Node Automata . . . . .	97
6.2.1	Prototype implementation 1:4 tree sensor using FPGAs . . . . .	97
6.2.2	Evaluation of prototype system . . . . .	98
6.3	Design and Evaluation of 1:4 Tree Sensor using Node Automata . . . . .	101
6.3.1	Design of 1:4 tree sensor using node automata . . . . .	101
6.3.2	Evaluation of 1:4 tree sensor using node automata . . . . .	104
6.4	Design and Evaluation of 1:4 Tree Sensor using External Address Decoders . . . . .	107
6.4.1	Design of the 1:4 tree sensor using external address decoders . . . . .	107
6.4.2	Evaluation of the 1:4 tree sensor using external address decoders . . . . .	109
6.5	Design and Evaluation of Tree-Code Decoder . . . . .	118

6.5.1	Prototype implementation of tree-code decoder . . . . .	118
6.5.2	Design of full-custom tree-code decoder . . . . .	119
6.6	Summary and Conclusion . . . . .	121
<b>7</b>	<b>Conclusions</b>	<b>125</b>
	<b>List of Presentations and Publications</b>	<b>129</b>
	<b>Acknowledgement</b>	<b>132</b>
	<b>Bibliography</b>	<b>134</b>

# List of Figures

Figure 1.1	Model of “silicon retina.”(From [3]) . . . . .	3
Figure 1.2	Models of one-dimensional resistor network. . . . .	3
Figure 1.3	The characteristics of “resistive fuse.”(From [7]) . . . . .	5
Figure 1.4	Examples of edge enhancement and smoothing using the networks of various resistive elements.(From [7]) (a)original image with noise, (b)output of the network of HRES, (c)output of the network of “resistive fuse.” . . . . .	6
Figure 1.5	”Light-Stripe” method for range finding. (From [8]) . . . . .	6
Figure 1.6	Pixel circuit for fast range finding computational sensor.(From [8]) . . . . .	7
Figure 1.7	Cross-sectional view of computational sensor with three dimensional structure.(From [11]) . . . . .	9
Figure 2.1	The simplified model of CCD transfer image sensors. (The square presents the photo detector, and the circle presents the transfer CCD.) . . . . .	12
Figure 2.2	Model structure of CCD transfer gate. (a)a part of transfer line, (b)example size of unit CCD transfer gate. . . . .	12
Figure 2.3	Example of multi-phase clocks for CCD devices (From [15]) . . . . .	13
Figure 2.4	Model of CCD image sensor . . . . .	14
Figure 2.5	Model of non-CCD image sensor. (The squares represents the photo detectors, and the horizontal and vertical lines acrossing the photo detectors are address lines.) . . . . .	15
Figure 2.6	Definition of probabilistic parameters, $(\alpha, \beta)$ . . . . .	16

Figure 2.7	Models of 2 input NAND gate. (a)gate model, (b)transistor model, (c)switch model. . . . .	17
Figure 2.8	Transition diagram of two inputs. . . . .	17
Figure 2.9	Calculated power by probabilistic model, $P_{\text{model}}$ and <b>spice</b> simulation, $P_{\text{sim}}$ . (a)2-input NAND gate and (b)1-bit full adder . . .	19
Figure 2.10	Circuit of 1-bit full adder . . . . .	19
Figure 2.11	Maximum and minimum of power consumption of 1-bit full adder for various probabilistic parameters of input $y_0$ and $c_0$ . . . . .	21
Figure 2.12	Architecture of finite state machine (FSM). . . . .	22
Figure 2.13	Charging and discharging load capacitance at every state transition. . . . .	23
Figure 3.1	Sample of distributed image signals with two-dimensional correlation(a), and the area division for its distribution. . . . .	27
Figure 3.2	Signals of the nodes in the tree structure. . . . .	28
Figure 3.3	The two procedures of image scan; (a)conventional raster scan, (b)scan using tree structure.(The square and the circle represents the pixels and scanning circuits, respectively. The numbers in the figure represents the steps of scan.) . . . . .	29
Figure 3.4	Analytical model of tree structure . . . . .	30
Figure 3.5	The relations of mean code length, $\bar{L}$ and the active probability of pixel, $p_0$ for various $b$ . . . . .	32
Figure 3.6	The optimum $b$ which gives the shortest $\bar{L}$ for various $p_0$ , and $\bar{L}$ . . . . .	33
Figure 3.7	Sample of random images with various spatial power spectrum. (a) $1/f^0$ , (b) $1/f^{-1}$ , and (c) $1/f^{-2}$ . . . . .	34
Figure 3.8	Calculated $\bar{L}$ for the images with various spatial power spectrum. . . . .	34
Figure 3.9	ITU-T facsimile standard images . . . . .	35
Figure 3.10	Scene cuts of used sample movies . . . . .	38
Figure 3.11	Example of $4 \times 4$ memory cells and the selection signal lines. . . . .	39
Figure 3.12	Example of decoding procedure of 1:4 tree code. . . . .	40

Figure 4.1	Cross-sectional view of the retina's structure.(From [3]) . . . . .	45
Figure 4.2	Photograph of the foveated CCD retina[19]. . . . .	47
Figure 4.3	Samples of the original images(a)(a'), and the images with making attentions to the restricted area(b)(b'). . . . .	48
Figure 4.4	Area division by the step of 1:4 tree scan. (a)unit of $4 \times 4$ pixels , (b)unit of $2 \times 2$ pixels, and (c)unit of $1 \times 1$ pixel. (The gray circles in this figure represents the higher nodes for each sub-area.) . .	49
Figure 4.5	Sample of gray scale image with partial uniformity. . . . .	50
Figure 4.6	Models of the nodes which have two values; mean intensity, $\bar{y}$ and the standard deviation of the intensity, $\sigma$ . . . . .	51
Figure 4.7	The procedure of scan considering the uniformity of each area. . . . .	52
Figure 4.8	Sample of gray scale image(a), and the reconstructed image using the scan considering the uniformity of each area(b). . . . .	53
Figure 4.9	A simple circuit of photo-electronic converter(a), its equiv- alence circuit(b), and its output with the light of small and large intensity(c). . . . .	54
Figure 4.10	Intensity distribution in focal plain and integration time to $V_{out} = V_t$ . . . . .	55
Figure 4.11	Controlled $V_t$ to keep the interval time of $V_{out}$ to reach $V_t$ . . . . .	56
Figure 4.12	1:4 tree structure for scanning inter-frame difference. . . . .	58
Figure 4.13	The simplest methodology for motion compensation. . . . .	60
Figure 4.14	Pixels connection for motion compensation in 1:4 tree . . . . .	61
Figure 4.15	Simulation results of SNR for the predicted image by compen- sated motion and the practical image. . . . .	63
Figure 4.16	Samples of original image(a), target area to be masked(b), and the masked image(c). . . . .	65
Figure 4.17	Steps of the visual tracking using 1:4 tree scan and window code for masking. (The area surrounded by bold line represents the target area.) . . . . .	68
Figure 5.1	Signals of the nodes in the tree structure. . . . .	72



Figure 5.2	Circuit of node automaton. . . . .	73
Figure 5.3	Possible two dimensional layout of the 1:4 tree structure. . . . .	75
Figure 5.4	Example of 1:4 tree scan step using external address selectors	76
Figure 5.5	Architecture of pixel plains to make the logical-OR of the selected pixels. . . . .	78
Figure 5.6	Timing chart of scan procedure of each step . . . . .	78
Figure 5.7	An example of scan steps using the pixel plain circuit in Figure 5.5. (The bold lines are charged lines) . . . . .	79
Figure 5.8	Architecture of 1:4 tree sensor using external address decoders	80
Figure 5.9	Architecture of selection controllers for pixel plain. . . . .	81
Figure 5.10	Selected pixel by the states of $(s_2, s_1)=(B, A)$ . . . . .	82
Figure 5.11	Circuit of the controller for the external address decoders. . . . .	83
Figure 5.12	Functional block of row decoder for four rows of pixel plain. . . . .	84
Figure 5.13	Architecture of 1:4 tree code decoder . . . . .	85
Figure 5.14	Architecture of memory cell plains to implement the decoders of 1:4 tree code . . . . .	86
Figure 5.15	Circuit of pixels with the functions of making inter-frame dif- ference. . . . .	87
Figure 5.16	Pixel circuit for taking analog inter-frame differences . . . . .	87
Figure 5.17	Pixel circuit for the scan of intensity by referring the charge-up time . . . . .	88
Figure 5.18	Block diagram of the power supply system using the energy of laser diode and optical fiber. (From [28]) . . . . .	89
Figure 5.19	Calculated supplied power by the photo diode and the opera- tion voltage. . . . .	90
Figure 5.20	Architecture of 1:4 tree structure using current mode operation.	91
Figure 5.21	Pixel layout for light-powered 1:4 tree sensor . . . . .	91
Figure 6.1	Chip photograph of the designed photo diode TEGs . . . . .	94
Figure 6.2	Designed photo diodes of tree types. (a)small diode, (b)small comb-shaped diffusion diode, and (c)large diode. . . . .	94

Figure 6.3	Measured characteristics of fabricated photo diodes. (a)small diode, (b)small comb-shaped diffusion diode, and (c)large diode. . . .	95
Figure 6.4	Relation of the normalized photo current per area and the normalized light intensity . . . . .	96
Figure 6.5	Configure of the 1:4 tree structure using five FPGAs. . . . .	97
Figure 6.6	Photograph of the developed prototype system for 1:4 tree sensor. . . . .	98
Figure 6.7	Model of the developed prototype system of 1:4 tree sensor(a), and its photograph(b). . . . .	99
Figure 6.8	Architecture of serial shift registers to emulate the pixels . . .	100
Figure 6.9	Four sample images decoded from 1:4 tree code generated by the developed prototype system. The code lengths are also shown below. . . . .	100
Figure 6.10	Layout of the pixel(a) and the node automata(b) in the designed 1:4 tree sensor. . . . .	101
Figure 6.11	Whole layout of the designed $32 \times 32$ pixels 1:4 tree sensor. . .	102
Figure 6.12	Chip photograph of the designed $32 \times 32$ pixels 1:4 tree sensor.	103
Figure 6.13	Model of scan path to from the top node to the pixel. $L$ is the length of the edge in whole chip. . . . .	104
Figure 6.14	Layout of the designed address select controller. . . . .	107
Figure 6.15	Layouts of the designed pixels for the 1:4 tree sensor using external address decoders. (a)pixel with taking inter-frame difference, (b)simple, compact pixel without taking inter-frame difference. . . .	108
Figure 6.16	Circuits of pixels used for the 1:4 tree sensor using external address decoders. (a)pixel with taking inter-frame difference, (b)simple, compact pixel without taking inter-frame difference. . . . .	108
Figure 6.17	Whole layout of the designed $64 \times 64$ 1:4 tree sensor using external address decoders, with taking inter-frame difference. . . . .	110
Figure 6.18	Whole layout of the designed $128 \times 128$ 1:4 tree sensor using external address decoders. . . . .	111

Figure 6.19	Chip photograph of the designed $64 \times 64$ 1:4 tree sensor using external address decoders, with taking inter-frame difference. . . . .	112
Figure 6.20	Chip photograph of the designed $128 \times 128$ 1:4 tree sensor using external address decoders, without taking inter-frame difference.	113
Figure 6.21	Relation of the selection probability of the bit lines or the row select lines, $P_s$ , and the probability of the pixels being “1”, $p_0$ . . . . .	114
Figure 6.22	Relation of the probability of the bit in 1:4 tree code being “1” and the probability of the pixels being “1”, $p_0$ . . . . .	115
Figure 6.23	Relation of power consumption per scan step and the number of pixels at one edge, for various images . . . . .	116
Figure 6.24	Photograph of the developed prototype system for 1:4 tree code decoder. . . . .	118
Figure 6.25	Original image(a) and the images under decode(b), (c), (d), and the completely decoded image(e). . . . .	119
Figure 6.26	Circuit of memory cell for the 1:4 tree code decoder . . . . .	120
Figure 6.27	Layout of the memory cell for the decoder of 1:4 tree code. . .	121
Figure 6.28	Whole layout of the designed $64 \times 64$ decoder of 1:4 tree code.	122
Figure 6.29	Extend connection of designed decoder chips for the larger image	123
Figure 6.30	Chip photograph of the designed $64 \times 64$ decoder of 1:4 tree code. . . . .	123

# List of Tables

Table 2.1	The comparison of power in each part and the number of gates by the assignment for minimum $\bar{d}$ . . . . .	25
Table 3.1	Scanning results for ITU-T facsimile standard binary images. ( $L_{t0}$ is the 1:4 tree code length per pixel, $H_{r0}$ is the run-length entropy per pixel, and $p_0$ is the ratio of black pixels.) . . . . .	36
Table 3.2	Scanning results for inter-frame difference of movies. ( $L_{t0}$ is the 1:4 tree code length per pixel, $H_{r0}$ is the run-length entropy per pixel, and $\bar{p}_0^m$ is the ratio of black pixels.) . . . . .	37
Table 3.3	States of automata in the decoding process shown in Figure 3.12.	41
Table 3.4	Truth table for select lines. . . . .	42
Table 4.1	1:4 tree scan code length per pixel, $\bar{L}$ and mean SNR of reproduced images, $\overline{\text{SNR}}$ using conditional replenishment method for various threshold of intensity, $\theta$ . . . . .	59
Table 4.2	1:4 tree scan code length, $\bar{L}$ per pixel and mean SNR of reproduced images, $\overline{\text{SNR}}$ using conditional replenishment method after motion compensation. . . . .	64
Table 5.1	State transition diagram for the node automata of 1:4 tree structure. . . . .	72
Table 5.2	States of automata in the decoding process shown in Figure 5.4.	81
Table 5.3	State transition diagram of the controller in each level for the external address decoder of 1:4 tree sensor. . . . .	84

Table 6.1	Power consumption of 1:4 tree structure per scan step . . . . .	106
Table 6.2	Power consumption of 1:4 tree structure using external address decoders per scan step . . . . .	117