

# Integrated Circuit 2A Examination / Integrated Circuit2 Midterm Examination

2018/11/26(Mon) 08:45~10:15@102

※ メモなし講義資料(手書きの書き込みも可)・自筆ノート・書籍のみ持込可。

※ 解答は導出過程を含めてすべて答案用紙(日本語でも英語でもよい)に記入すること。

1. Let's discuss on the architecture of adders. Assume the  $i$ -th bit of input signals A and B to be  $A_i$  and  $B_i$ , respectively, and the  $i$ -th bit of the sum and the carry output to be  $S_i$  and  $C_i$ , respectively. Assume that the generation and the propagation term in  $i$ -th bit to be  $G_i$  and  $Q_i$ , respectively. (40)

(1) Write  $G_i$  and  $Q_i$  in Boolean expression.

(2) Write  $S_i$  and  $C_i$  in Boolean expression using  $G_i$  and  $Q_i$ .

(3) Write  $C_0$ ,  $C_1$ ,  $C_2$ , and  $C_3$  with using the carry look-ahead architecture in Boolean expression of  $A_i$  and  $B_i$ .

(4) The propagation term,  $Q_i$ , can be described using logical-OR, instead of exclusive-OR. Answer the reason why.

2. Figure 1 shows the circuit diagram of 2-input XOR gate. Show each MOS transistor's state (ON or OFF) of M1 - M6 for all four combinations of A&B, as well as output value of X. Use the circle ("○") for ON, and the cross ("×") for OFF.(20)




Fig.1

3. Figure 2 shows the circuit of dynamic AND gate. Show the timing diagram of the output X for the input of A, B, and  $\phi$  in Fig.3. Describe X as well as A, B, and  $\phi$ .(30)




Fig.2




Fig.3

4. 【予告問題】Discuss the topic on "MOSFET's Scaling, or Moore's Law" in terms of social, technical, and economical impacts. Your opinion AND your personal experience MUST be included. Write it down on A4-size paper (hand-written material only, in Japanese or English). (10)