



SECOND ANNOUNCEMENT AND CALL FOR PAPERS

Sponsored by
Japan Society of Applied Physics and IEEE Solid-State Circuits Society
In Cooperation with Institute of Electronics, Information and Communication Engineers
and IEEE Electron Devices Society

2011 SYMPOSIUM ON VLSI CIRCUITS

Rihga Royal Hotel Kyoto, Kyoto, Japan

Wednesday - Friday, June 14 - 17, 2011

(June 14 Short Course, June 15 - 17 Technical Sessions)

Chair:

Masayuki Mizuno
Renesas Electronics Corp.
1753 Shimonumabe Nakahara-ku
Kawasaki-city
Kanagawa 211-8668 Japan
Tel: +81-44-435-5445
Fax:

Co-Chair:

Ajith Amerasekera
Texas Instruments
12500 TI Blvd., MS 8661
Dallas, TX 75243 USA
Tel: +1-214-480-7985
Fax: +1-214-480-4406

Program Chair:

Makoto Nagata
Kobe University
1-1 Rokkodai, Nada
Kobe 657-8501 Japan
Tel: +81-78-803-6569
Fax: +81-78-803-6221

Program Co-Chair:

Vivek De
Intel Corp.
2111 NE 25th Avenue, JF2-04
Hillsboro, OR 97124 USA
Tel: +1-503-712-4343
Fax: +1-503-264-6181

Secretary/Publications:

Hideyuki Kabuo (Japan)
Panasonic Corp.

Publicity:

Makoto Takamiya (Japan)
The University of Tokyo

Treasurers:

Ren-ichi Yamada (Japan)
Hitachi Ltd.

David Scott (USA)
TSMC Technologies, Inc.

Local Arrangements:

Masao Ito (Japan)
Renesas Electronics Corp.

Short Course Organizer:

Kazuhiko Kajigaya (Japan)
Elpida Memory, Inc.

The 2011 Symposium on VLSI Circuits will continue to provide integrated-circuit designers an opportunity to meet and present their important new works in all aspects of VLSI circuits in the successful atmosphere established at previous meetings. The **VLSI Circuits Symposium** and the **VLSI Technology Symposium** (see **the reverse side**) will overlap for two days to allow more *opportunities for participants to interact and synergize on topics of mutual interest related to technology scaling, embedded memories, power reduction, and design-for-manufacturing (DFM)*.

The scope of the Symposium on VLSI Circuits includes innovative techniques in the following areas:

- Systems and circuits for wireless communications
- Digitally-assisted and digitally-implemented RF/analog circuits and systems
- Circuit designs to address challenges of scaled CMOS technologies - e.g. DFM, variability, reliability
- Complex SoC systems describing new architectures and implementations including behavioral modeling
- Frequency generation and clock distribution
- Digital circuit techniques
- Memory circuits; especially for embedded memories in scaled technologies
- Analog and mixed signal circuits such as data converters, PLL and amplifiers
- Power management circuits, including linear and switching voltage regulators and voltage references
- Circuits related to energy harvesting, battery management and renewable energy topics
- Wireline transceivers and I/O design spanning from on-chip, chip-to-chip and long-reach applications
- Circuits and systems for sensors and displays, including those for biomedical and healthcare applications
- Circuits utilizing emerging device technologies

Papers will be considered on the basis of originality, innovation and advancing the field. Prototype implementation and measured results will be considered favorably in the ratings.

SUBMISSION OF PAPERS

Prospective authors must submit camera-ready papers in the format of two pages to the following web site:

<http://www.vlssymposium.org>

The hard copy submission will not be accepted. The papers should be submitted in final form and, if accepted, will be published as submitted. The technical content beyond the abstract of the accepted paper must not be announced, published, or in any way put in the public domain prior to the Symposium. Submissions from industry and universities are both encouraged. Partial travel expense support for students who are presenting papers is available upon request.

BEST STUDENT PAPER AWARD

The selection will be based upon the quality of the paper and the presentation. The student who receives the Best Student Paper Award will be presented a monetary award and a certificate at the opening session of the 2012 Symposium. The student must be enrolled as a full-time student at the time of submission, be the leading author and the presenter of the paper, and must indicate in the web submission form that this is a student paper to be considered for this award.

Paper Submission Deadline is 17:00 (JST), January 24, 2011

VLSI CIRCUITS SHORT COURSE

The one-day short course will be held on June 14, 2011. Details will be given in the VLSI Circuits Symposium Advance Program, which will be posted on the web by the middle of April, 2011.

INFORMATION AND REGISTRATION

Prospective attendees can obtain further information and forms for Symposium registration and hotel reservations by visiting <http://www.vlssymposium.org> or by contacting their respective secretariats.

Secretariat for VLSI Symposia (Japan)

c/o ICS Convention Design, Inc.
Chiyoda Bldg.
1-5-18 Sarugaku-cho, Chiyoda-ku,
Tokyo 101-8449 Japan
Tel: +81-3-3219-3541
Fax: +81-3-3219-3577
E-mail: vlssymp@ics-inc.co.jp

Secretariat for VLSI Symposia (USA)

Widerkehr and Associates
19803 Laurel Valley Place
Montgomery Village,
MD 20886 USA
Tel: +1-301-527-0900 ext.2
Fax: +1-301-527-0994
E-mail: vlssi@vlssymposium.org